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Abstract--In this paper we propose a new technique for designing easily testable PLAs. Our design is a 
hybrid of the many existing testable designs of PLAs and therefore has almost all features of existing 
designs. These are (1) simple design, (2) high fault coverage, (3) easiliy implemented on existing design 
automation systems, (4) little or no degradation of PLA performance in normal operations, and (5) 
elimination of need for test pattern generation and fault simulation. In addition to these, we define the 
silicon area overhead, g, associated with a PLA as an objective function. We then find a solution such 
that g is minimized in our design. Thus the additional feature our PLA possesses i  (6) "minimal" 
overhead. The technique consists of addition of some bit lines as well as a shift register for control of 
product-lines during test mode. The extra logic is added in such a manner that all the easily testable 
features are maintained whereas the overall area of the extra logic is minimized. Using this design all 
multiple stuck-at faults, as well as all multiple extra and missing cross-point faults are detected. 
1. INTRODUCTION 
With the growth in the complexity of  VLSI circuits, the only way to carry out a circuit design to 
completion is by not only enlisting the help of  design automation (DA) tools but by making use 
of  regular structures in the design process. Although, with the use of  DA tools almost any regular 
structure can be designed without much difficulty, yet some regular structures have become integral 
parts of  DA systems and of  integrated circuits (IC). Most commonly used regular structures being 
RAMs,  ROMs and PLAs (programmable ogic arrays). Use of  PLAs in ICs is gaining increasing 
popularity for the following reasons: 
(1) It is a powerful structure to realized arbitrary combinational as well as sequential circuits. 
Therefore, its use reduces the overall complexity of  the chip design. 
(2) PLAs can often be implemented as testable structures [1-11] thus making the otherwise 
complex problem of testing VLSI  circuits of  manageable proportions. 
(3) It is easy to include engineering design changes in ICs designed using PLAs. 
(4) Hardware and silicon area required to implement a PLA can often be further reduced by 
using PLA minimization methods [12-13]. 
In most testable designs of  PLAs, enhancement in testability is achieved through use of  
additional ogic to control individual product lines in test mode, though some designs [17,18] are 
based on the ability to individually control bit lines. Typically, such a control over product lines 
is achieved by one of  the following two methods: 
(1) Using a shift register (SR) or shift register with multiplexer [1,3-7]. 
(2) Using extra bit lines to form a decoder or decoder like structure [2,8,9]. 
As both the methods provide almost equal fault coverage, the superiority of  a method depends 
on the amount  of  silicon area overhead. Bozorgui-Nesbat nd McCluskey[9] argue that it is difficult 
to construct register cells with the same pitch as PLA pitch, thus a design employing SR is likely 
to be inferior than a design which uses extra bit lines. On the other hand Hua et al.[7] and others 
[14] argue the use of  SR with multiplexers and SR with extra inputs or SR wrapped around a PLA 
to obtain a low silicon area overhead. 
In general, depending on the function realized by a PLA, number of  inputs, number of  product 
lines and number of  outputs; any of  the two methods can result into a testable design with lower 
silicon area overhead. 
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In this paper we marry the two approaches and show that the resulting design not only has the 
required fault coverage but results into an area overhead lower than the either approach. 
This paper is organised as follows. In Section 2 of this paper we give preliminaries and describe 
the required notation and the details of the methods which are to be integrated in this paper. In 
Section 3 we propose the design of a universal control and discuss its properties. In Section 4 we 
described as to how partitioning can be employed to merge the universal control and the use of 
SR concepts. In Section 5 we find the optimal ength of SR and size of control, analytically, such 
that overhead is minimized. Asymptotic bounds on overhead and further reduction of overhead 
for non-universal control are discussed in Sections 6 and 7, respectively. 
2. PREL IMINARIES 
In this section we present he notation and known testable designs. We also include some of the 
known results for the sake of completeness of this paper. 
From logical description point of view, PLAs are two level sum-of-product realizations of 
combinational logic functions. Although in a given technology their implementation may not be 
AND/OR. For example nMOS PLAs are NOR-NOR implementations. However, for our analysis 
and presentation of results we choose AND/OR realization. Conversion of the tests derived in this 
paper to suit NOR-NOR or other forms is a simple matter, Similarly, fault coverage results also 
apply to other forms of PLAs. 
A general PLA structure is shown in Fig. 1. Input decoders, Dl, shown in this figure will be 
assumed to be one-bit decoders providing true and complement bit lines to the AND plane. For 
simplicity of presentation other details of a PLA structure (e.g. pull-ups, grounds etc.) will now 
be shown. Program points of a PLA are intersection of bit lines and product lines in the AND-plane 
and product lines and output lines in the OR-plane. A PLA can be completely described by its 
personality matrices for AND and OR planes. We shall denote the size of a PLA by an ordered 
triple (n, m, l) having n = number of inputs, m = number of product lines and /= number of 
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Fig. 1. A general PLA structure. 
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outputs. The personality matrix A for AND plane is an n x m matrix whose entries are defined 
as follows: 
1 if ith input andjth product line 
have a cross-point present 
ai.j = 0 if complement of ith input and jth 
product line have a cross-point present 
- otherwise. 
Similarly, the personality matrix Q for the OR plane is a l x m matrix whose entries are as 
follows: 
f 1 if ith output and jth product line have 
qu = a cross-point present 
- otherwise. 
Typically, all testable designs incorporate xtra logic to enhance testability. A general structure 
of a testable PLA is shown in Fig. 2. While discussing different estable design we shall often refer 
to this figure. 
2.1. Fault model  
We shall assume that only the following faults can be present in a PLA: (1) any number of s-a 
faults; (2) any number of extra devices; and (3) any number of missing devices. 
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Though we do not assume the presence of adjacent line bridging faults, yet they can be detected 
with only a minor modifications in some of the cases discussed in this paper. Also, as Saluja et 
al.[11] have shown that s-a faults in a PLA are equivalent to missing device or output s-a-0 faults, 
therefore, while presenting the proofs we shall only consider the fault set modified accordingly. 
2.2. Bozorgui-Nesbat nd McCluskey's (BM) approach [9] 
In this approach Lp (Fig. 2) consists of a decoder-like structure. Extra inputs are added such 
that the resulting A matrix has certain distance properties. LI essentially consists of a circuit which 
can be enabled only during test mode (in nMOS it will consist of pull down transistors on extra 
lines). We shall call the PLA obtained with this approach a BM-PLA. In our notation, Pi denotes 
ith product line as well as function realized by ith product line. An n-bit input vector will be 
denoted as X = (c~, c2 . . . . .  c,). 
DEFINITION 1 
A set of inputs, S,, is called a select set of Pg if Si = {X/Pg(X) = 1 }. 
DEFINITION 2 
An input vector t~.0 is called main test pattern of Pj if (1) t~,0~S i and (2) dn(t~.o,X) i> 2 for all X 
and Sj such that X~Sj and j # i, where dH(a, b) is Hamming distance between vectors a and b. 
DEFINITION 3 
For a main test pattern tl,0 = (c~, c2 . . . . .  c,) for Pg we define n auxiliary test patterns of P~ as 
tij=(c2,c2 . . . . .  cj l, ?j, Cj+l . . . . .  c , ) ; j  = 1,2 . . . . .  n 
DEFINITION 4 
Test patterns for Pi, TP,, is the set defined as: TP~ = {tg.0, ti, L . . . . .  t~,,}. 
DEFINITION 5 
Test set for BM-PLA, TBM is defined as TBM = TP1 U TP2 U • • - t_J TPm. 
THEOREM 1 [9] 
A BM-PLA can be tested for all faults by the test set TBM. 
In [9] is given a procedure for adding extra inputs such that the resulting PLA is easily testable. 
Number of extra inputs depend on the A matrix of the original PLA. Computational complexity 
of the procedure which changes a PLA to BM-PLA is 0(m3). 
2.3. Khakbaz's (K) approach [5] 
In this approach Lp consists of a SR to control the individual product lines. No extra logic is 
required at L~. An extra observable output is added. We shall call the PLA obtained by this 
approach a K-PLA. In deriving the tests for K-PLA, a test vector will be denoted by a (m + n)-bit 
vector, (rl, r2 . . . . .  rm; c~ . . . . .  c,). The first m bits denote the contents of SR, and the remaining 
n bits indicate the inputs. We shall often group them together and denote the test vector as (R, X). 
The following R and X vectors are of special interest for deriving tests for K-PLA. 
DEFINITION 6 
Vectors R 0 and R~ are defined as follows: 
R0 = (0, 0 . . . . .  0) 
R~= (0,0 . . . . .  0,1,0 . . . . .  0). 
DEFINITION 7 
An input Xi is called a test input for Pi if Xi ~ & (see definition 1 for S,). 
DEFINITION 8 
If X~ (test input for P~) is denoted as (c~, c2 . . . . .  c,), we define n auxiliary test inputs for P~ as 
Xi,j = (cl, c2 . . . . .  ?j . . . . .  on); j = 1, 2 . . . . .  n. 
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Table I. Comparison fdifferent testable designs 
BM-PLA K-PLA SKF-PLA and F-PLA 
Extra logic Lp 
(1) Type Decoder like SR SR 
(2) Dependence 
on PLA Yes No No 
(3) Extra inputs f(PLA) 1 I 
(4) Computation 
complexity 0(m 3) Nil Nil 
(5) Cost f(PLA) f(m) f(m) 
Extra logic LI 
(1) Type Controllable Nil SR/gates 
extra inputs 
(2) Delay 
inserted Nil Nil Yes  
(3) Cost Constant Nil f(n) 
Test generation 
(1) Required Yes Yes No 
(2) Length f(n, m) f(n, m) f(n, m) 
(3) Fault s-a and s-a and s-a, cross- 
Coverage cross-points cross-points points and 
bridging 
(4) Stored test 
patterns m m Constant (2) 
f(x, yl...) means afunction of x, y, etc; f(PLA) means a function of personality of PLA. 
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DEFINITION 9 
Test vectors for ei, TVi, is the set TV~ = {(Rj; X~), (R~; Xi, j), (Ri; X; ,2 ) ,  • • • ,  (R~,  Xt , . )} .  
DEFINITION 10 
Test set for K-PLA, TK, is defined as 
TK = TV0 t_J TV 1 [3 TV 2 I.J • • • ~1TVm,  
where 
TVo = {(Ro; X~), (Ro; X2) . . . . .  (Ro; Xm)}. 
THEOREM 2 [5] 
A K -PLA can be tested for all faults by the test set TK. 
2.4. Saluja et al.[4] (SKF) and Fujiwara[6] (F) approaches 
In these approaches L o consists of  a SR to control  the individual product  lines. L~ consists of  
addit ional  control lable logic in the form of  SR [4] or gates [6] to provide inputs to the AND plane 
of  the PLA  such that the resulting PLA  can be tested by test sets independent of  the personal i ty 
of  a PLA.  We do not describe the necessary test sets here, as it will make this paper unduly long. 
However,  the fol lowing theorem is a consequence of  these works. In a later section in this paper  
we will apply the key idea used in SKF-PLA and F -PLA  to arrive at a new design. 
THEOREM 3[4,6] 
SKF-PLA and F -PLA  can be tested for all faults by test sets independent of  the PLA.  
Furthermore,  SKF-PLA and F -PLA  can also be tested for adjacent line bridging faults. 
2.5. Comparison 
Comparat ive  advantages and disadvantages of the different designs discussed above are listed 
in Table 1. 
3. UNIVERSAL  CONTROL 
In this section we propose a design of  Lp which makes use of  extra inputs and bit lines similar 
to BM-PLAs.  However,  the design proposed will be universal in nature, i.e. independent of  the 
personal i ty of  PLA.  The algor i thm described in [9] for adding extra inputs to the PLA has a 
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computational complexity of 0(m3). For large PLAs, use of such an algorithm can be prohibitively 
expensive, thus making the use of this method applicable only to small PLAs. 
We shall first study some properties of a special AND-array, called a decoder-parity- 
AND--array (DPAA), defined below. 
DEFINITION 11 
A DPAA is an AND-Array with m product lines, [-log: m 7 + 1 inputs and with the A matrix 
AD as follows: if m columns of AD matrix are numbered from A0 to A,,_ t, and 
- al,i 
i a2,i 
i " 
A i 
I 
an, i
! a L n+ I.i_ 
then (a.,t . . . . .  a2,t, al,,) is the binary representation f i and a.+ta = a.,t ~"  • • • a2,i (~ al,g. 
The following lemmas describe some properties of a DPAA. 
LEMMA 1 
dH(At, Aj)>~2; O<~i, j<m;  i :~ j .  
LEMMA 2t 
For the DPAA, the select set 5',. of Pi is uniquely determined and consists of a single pattern. 
Notationally, ISil = 1 and St = AT. 
The following definition is a minor variation of the definition in [9] and is stated here for the 
sake of completeness of this paper: 
DEFINITION 12 
The distance matr ix,  D, of a PLA is a m × m matrix whose entries are defined as follows: 
Di .s=min{dn(X ,Y ) lX~St ,YES j} ;  i ~ j  
---2 for i= j .  
LEMMA 3 
Every element of the distance matrix for the DPAA is greater than or equal to 2. 
Proof  It follows from Lemmas 1 and 2. [] 
DESIGN 1 
Augment a given (n, m, l) PLA by concatinating a DPAA to it as shown in Fig. 3b. 
We shall call this PLA as DI-PLA. In Fig. 3 we have not shown the extra logic which 
can be used to disable the DPAA part of the PLA during normal operation of the 
PLA. In nMOS PLAs [16] such a circuit will be of the form shown in Fig. 3c. Note 
that k = I-log 2 m ] and total number of extra inputs to D1-PLA are (1 + k). 
We now derive a test set for D1-PLA. 
Let Si be the select set of P~ for the original PLA. Let {ut} by the select set of P~ for the 
decoder-parity PLA. Then, the select set of Pt for the augmented PLA is 
at.st = {(u,,X)lX s,}. 
LEMMA 4 
For all X e Si and V 6 S/, dx [(u+, X), (u/, Y)] >/2. 
This lemma guarantees that any element of the select set of Pt for the augmented PLA can be 
a main test pattern of Pi. 
tlx] means cardinality of a set x; yr means transpose ofa vector Y. 
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e 
1 
of DPAA in the case of nMOS realization. 
design of a PLA (DI-PLA). 
! f l  
f~ 
Let ti. 0 be any one of the elements of ui" 3",.. For a t~, o, we can obtain the auxiliary test patterns 
of P~. Let these be ti, l ,t~,2,.. . ,  ti.~+ F~og2m~ +,. 
Then, the test patterns for the D1-PLA are: 
TDI = {tl,o, tj,l . . . . .  tl,~+ flog2,,,] +l, 
t2,0, t2,1 . . . .  , t2,n+ rlog2,~] +1, 
tm, o, tm, t . . . .  , t,,,~+ Flo~2,~l +l}" 
THEOREM 4 
The DI-PLA of Fig. 3b can be tested for all faults by the test set TD~ mentioned above. 
Proof. It follows from Theorem 1 and Lemma 4. 
THEOREM 5 
The length of the test set to test D1-PLA is m(2 + n + log2 m). All these test patterns can be 
generated from m main test patterns. 
Comparison of this method with BM-PLA is given in Table 2 for 10 PLAs taken from [9]. The 
number of extra inputs in D1-PLA is not much larger than BM-PLA, but the computational 
complexity for generating D1-PLA is nil. Minimization of overhead (number of inputs as well as 
silicon area) with the use of DPAA is the subject of the next two sections. 
4. PART IT IONING 
In this section we propose a partitioning procedure which helps reduce the number of extra 
inputs without sacrificing the testability properties of the PLA. The basic idea being a PLA is 
partitioned into k blocks, each block containing m/k product lines. A DPAA is appended to each 
T
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block as shown in Fig. 4. Furthermore, an SR of length k is introduced to control these blocks. 
The formal design description and the testability properties of the resulting PLA are given below. 
DESIGN 2 
Product lines of a PLA are divided into k blocks with each block containing h 
product lines, i.e. h = [m/k ].  Note that all but the kth block have h product lines, 
where as number of product lines in the kth block are m - (k  - l)h. A DPAA is 
appended to each block. All DPAAs receive the same inputs thus total number of 
extra inputs to the PLA are 1 + [-log2h-]. An SR of length k is appended. The 
resulting PLA is called D2-PLA (Fig. 4). 
While discussing testing of D2-PLA we must not lose sight of the actual realization and physical 
failures. Keeping this in mind we make the following observations. 
OBSERVATION 1 
Saluja et al.[ll] have shown that in a PLA all s-a faults can be reduced to multiple missing 
cross-point or outputs s-a-0 faults. However, s-a-1 faults at ri~, ri 2, e~ 0, ei, . . . . .  etc, for block i 
shown in Fig. 5 must be tested explicitly. Although s-a-l-faults at these locations will not interfere 
in the normal operation of a PLA yet their presence may invalidate other tests. Thus our fault set 
is (1) multiple cross-points (extra and/or missing) and output(s) s-a-0 faults and (2) s-a-1 faults at 
location marked in Fig. 5. Notice that this fault set includes the fault set given in Section 2.1. 
OBSERVATION 2 
In Fig. 4, the number of extra inputs is (1) 1 for SR and (2) 1 + [log: h 7 for DPAAs. However, 
if we take h = 1 then Design 2 should be degenerated to K-PLA requiring no DPAA. Similarly, 
for h = m Design 2 should be degenerated to D1-PLA requiring no SR. 
Further, in the presence of SR we would need to observe the output rk, to test SR. 
OBSERVATION 3 
We can introduce an extra output, z*, in the OR-plane similar to [4-6], in which case the AND 
plane can be completely tested by observing only z*. However, to test the OR-plane, as well as 
outputs -a-0, all outputs need to be observed, therefore it is not necessary to introduce z* outputs 
and complete testing can be carried through by observing the normal outputs of D2-PLA. 
We now describe the testing of D2-PLA. Testing is carried in a number of conceptual steps 
described below, though in practice these steps can be merged to obtain a reduced test set. 
Step 1: Testing SR. SR is tested by applying a sequence of zeros, followed by a one, followed 
by zeros and observing the rk, output. This will also detect s-a faults at r~,s in any block. 
Step 2: Testing s-a- 1 faults at locations marked in Fig. 5. Set rt = r, . . . . .  rk = 0. Now apply 
m main test patterns. All outputs must stay zero during this test for a fault free PLA. 
eio{{ ell" " " t eik- I 
Block i 
Fig. 5. Certain fault sites in block i. 
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Step 3: Testing PLA. Each block of the PLA is now tested independently. To test block i set 
r e = 1 and % = 0 for j # i. Apply h (2 + n + I-log 2 h 7) test patterns required to test block i. 
This completes the testing procedure. 
The following theorem states this result formally though the proof has not been included as it 
is straightforward. 
THEOREM 6 
The D2-PLA of Fig. 4 can be tested for all faults by tests stated in above three steps. 
THEOREM 7 
The length of the test set to test D2-PLA is m(3 + n + I - log 2 h q). 
Proof. This is total number of tests in Steps 2 and 3 above. Test for SR is included in these 
steps. [] 
5. OPT IMAL  PART IT IONING 
In the previous ection we discussed how using partitioning one can reduce the number of extra 
inputs without sacrificing the fault coverage. Of course, if reduction of number of extra inputs is 
the only objective than SKF-PLA, F-PLA or K-PLA are optimal (in general) by choosing h = 1. 
Here we set out objective as follows: 
Objective: Find optimal partitioning such that the area of Lp in D2-PLA is minimized. Notice 
that in D2-PLA the only added logic is in the form of Lp (other than disabling transistors for extra 
inputs--these are not shown in the figure to keep the figure simple). Therefore, minimizing the areas 
of Lp will result in a minimal overhead PLA. 
We now define the cost function. Let w~ be the area of a PLA cell and w2 to be the area of a 
SR ceil. 
It is difficult, if not impossible, to have the pitch of SR cells the same as PLA pitch. However, 
in D2-PLA we need the pitch of SR cells to be h x PLA pitch, to avoid any interconnection 
overheads. In the following discussion we assume such to be the case, i.e. h will be large enough 
to make interconnection overhead as zero. Notice interconnection overhead can also be reduced 
to zero by having SR wrap around PLA [14] or by use of SR with multiplexers [7]. 
In a D2-PLA increase in area of PLA by adding an extra bit line is mwj. Therefore an extra 
input increases the area of PLA by 2mw~. Thus in D2-PLA the overhead 
g=2mw~( l+ V log2hT)+kw2 (1) 
where 
k = [m/h ] . 
Our objective is to find h =t im,  w~, w2) such that g is minimized. 
Note: (i) There are two special cases which are not included in equation (1) to keep the 
presentation simple. These are (a) for h = 1, g = mw2; (b) for h = m, g = 2mw~(1 + ['log2m'] ). 
(ii) The solution for h must be found in the set of integers. 
The following theorem simplifies the solution space for h considerably. 
Tr~OREM 8 
I f  g is minimized for some h such that 2' ~ < h < 2' then g is also minimized for h = 2". 
Proof. I f  g is minimized for 2 '-~ < h < 2' then 
gmin=2mwl(l +:x)+ Fro~hi w 2 
gh=2' = 2mw~ (1 + ~) + [m/2"-] w 2 
but 
therefore 
[m/2~7 <~ [m/h'] for h < 2" 
gh=2, ~< groin 
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but g.~, is minimum, therefore 
gh=2 • = gmin" [ ]  
The implication of Theorem 8is that while finding the minimum value ofg we need only consider 
those h which are some powers of 2. Therefore a solution can easily be found either by hand 
computations or by using computer. The problem can also be solved analytically by solving the 
equation 
dg 
- -  = 0 .  (2 )  
dh 
To gain some insight into the solution method we first consider the case where 2~( = h) divides 
m. Note a sufficient conditions for this case is m to be a power of two. 
THEOREM 9 
If h divides m then g is minimized for h = 2 [-I°g2[(s/2)ln2]] or 2 Ll°g2[(s/2)ln2]] , where s = wJw, .  
Proof. By Theorem 8 we need only consider h = 2 ~. Equation (1) in this case reduces to 
m 
g =2mwl(1 +ct )+-~'w 2. 
Setting dg/do~ = 0 we have 
d 
d~ (g)  = 2row, - - 
i.e. 
mw 2 
~- ln2  =0 
2~ 1 w2, "=~'~'m2 
(;) - e=log2 In2 ; wheres=- -  
w! 
(3) 
However, ~ must be an integer. Therefore 
~= [log2 (~. w~-ln 2) 1 or ~logl(~' w~.ln 2) J . F-1 
The general solution is not as straightforward and leads to a recursive but approximate r lation 
given by the following theorem: 
THEOREM 10 
g is minimized when 
where 
L(  sm' )1 r l.m )l h=2 log2 ~ ' -~ ln2  or 2 Ll°g2{k2mln2 
W2 
S=- - ;  
W1 
m =qh +7 =ml +7; 0~7<h.  
Table 3. Optimal value of ~t for different m and s 
m 
s 16 20 30 32 40 50 60 64 70 80 90 100 128 
10 2 2 2 2 2 2 2 2 2 2 2 2 2 
20 4 ~ 3 3 3 3 3 3 3 3 3 3 3 
30 4 3 ~ 3 3 3 ¼ 3 3 3 ~ 3 3 
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Proof. Proof is similar to the proof for Theorem 9. We set 
F:I m, 
= = +l=T+l  
and h = 2 ~ (by Theorem 8) in the expression for g and set dg/d~ = O. [] 
Note that although Theorem 10 gives a recursive solution it is very easy to solve by successive 
approximation by first approximating the value of h using the result of Theorem 9 and then making 
a correction in the solution. The solution never takes more than 2 steps of approximations. It is 
interesting to note that the solution is almost independent of m and depends only on s, i.e. the 
ratio (area of SR cell)/(area of PLA cell). 
Table 3 gives values of ~ for different values of m and s. It is, evident from this table that 
BM-PLA are only likely to be optimal for small PLAs and for large s. In other conditions 
partitioning is likely to provide lower overhead. We don't know the ratio s for the layout of PLA 
used in [7], but we conjecture that s was approx. 10 and therefore, instead of one-bit multiplexer, 
the use of a two-bit multiplexer would have resulted in a PLA with still lower overhead. 
6. ASYMPTOTIC OVERHEAD 
In this section we derive simplified expression of overhead for large PLAs. The total area of an 
nMOS PLA is given by area of AND/OR planes and area of input inverters, pull-ups, etc. For 
derivation of simple expression we shall consider only the area of AND/OR planes, i.e. PLA 
area = m(2n + l)wl. 
In D2-PLA, the area of extra logic 
If we simplify V m/2"-] 
gmin 
as m/2 ~ 
g = 
% overhead = 
Therefore 
2m(1 +~)w I + Vm/2~7 w2. 
then the extra area 
m 2(1+=)+ w.. 
100m 2(1+~)+ wl 
m(2n + l)wl 
100(2(1 +~)+~)  
2n + l  
(4) 
From Table 3 we observe that ~ is 2, 3 and 3 for values of s of 10, 20 and 30 respectively for 
large m. On substitution of these values of ~ and s in (4) we obtain 
850 
s = 10; % overhead=- -  
2n +I  
1050 
s=20;  % overhead=- -  
2n +1 
1175 
s=30;  % overhead=2n+l .  
These values are plotted in Fig. 6. Note that the above expressions are on the conservative side 
as the actual area of original PLA will be more than the area of AND/OR planes only. Thus 
percentage overhead in practice is likely to be less than the above bounds. 
7. FURTHER REDUCTION IN OVERHEAD 
In the previous sections we have described a way of reducing the overhead through the use of 
a DPAA. However, the basic reason a DPAA was appended to each block of Fig. 4 was that each 
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Fig. 6. Percentage overhead for D2-PLAs. 
element of the distance matrix for each block should be no less than 2. We now propose an alternate 
design and discuss some of its properties. 
DESIGN 3 
The product lines of a PLA are divided into k blocks. For a block i number of extra 
inputs, ei, and cross points are determined by using the algorithm given by 
Bozorgui-Nesbat and McCluskey[9]. Now each block of the PLA has desired 
distance property, the extra inputs are connected together along with an SR of length 
k, as shown in Fig. 7. We call this design a D3-PLA. The total number of extra inputs 
to D3-PLA are e = max{ej, e2 . . . . .  ek}. 
A D3-PLA can be tested in the same manner as a D2-PLA. We therefore can state the following 
theorem based on Theorems 6 and 7: 
THEOREM 11 
The D3-PLA of Fig. 7 can be tested for all faults by a test set of length m(2 + n + e). 
To show as to how D3-PLA can result into an overhead lower than D2-PLA as well as BM-PLA 
we consider a simple example. 
Let us consider CERBERUS PLA [9]. It is a 18 x 50 x 37 PLA. It is evident hat D3-PLA can 
be no worse than D2-PLA because if we find that the number of extra inputs for any block are 
larger than 1 + ~-log2 h ] , we can realize such a block by appending a DPAA. 
To show that we can actually improve on BM-PLA we note the following fact: 
FACT 1 
e ~< number of extra inputs for BM-PLA. 
Now let us say we divide the 50 lines of CERBERUS PLA into 4 blocks for realization of 
D3-PLA. It can be expected that the number of extra inputs will reduce by at least 1, i.e. from 
4 for BM-PLA to 3 in D3-PLA, whereas an SR of length 4 will be added. 
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Fig. 7. A D3-PLA. 
i- 
IT ....... 
DPAA 
,M-PLA 
! 
OR I ! z 
Array . 
Block k 
Thus the total change in the area from the BM-PLA is 
K = -2  × 50 × w, +4w 2 
= - 100wl + 4w2 
This change is negative as long as s < 25. In general for large PLAs we can expect a larger 
reduction in the number of extra inputs while changing a BM-PLA into D3-PLA. 
Similar arguments hold for other larger examples in [9]. An additional benefit in adopting 
D3-PLA over BM-PLA is reduced computational complexity which is stated in the form of the 
following lemma. 
LEMMA 5 
Computational complexity to generate D3-PL is O(m3/k 2) as opposed to 0(m 3) for BM-PLA. 
8. CONCLUSION 
In this paper we have proposed three testable designs of PLAs. These designs can be seen as 
methodologies to improve over the existing designs. We have set different goals at different stages 
of the design. While moving from D1-PLA to D2-PLA we retained all the properties of D1-PLAs 
yet reduced and overhead. While introducing D3-PLA, again we were able to reduce the overhead, 
complexity of generation of PLA, still maintaining the fault coverage. It is simple to incorporate 
many other variations of these designs, For example, it is possible to design PLAs which are testable 
by a universal test set and use the partitioning and distance concept o reduce overhead. Such a 
PLA is discussed in [15]. 
The methods proposed in this paper are straightforward to incorporate in design automation 
systems. In this paper we have also described how a number of designs can be merged to give rise 
to a design superior than the all known designs in the case of PLAs. These concepts can be included 
in expert systems and may possibly result into still improved designs and design methodologies. 
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